

(11) EP 0 994 482 A2

(12)

### **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

19.04.2000 Bulletin 2000/16

(51) Int Cl.7: G11B 27/32

(21) Application number: 99308091.0

(22) Date of filing: 13.10.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 16.10.1998 JP 29520898

(71) Applicant: SONY CORPORATION Tokyo 141 (JP)

(72) Inventor: Togashi, Haruo, C/o Intellectual Property Dept. Shinagawa-ku, Tokyo 141 (JP)

(74) Representative: Turner, James Arthur et al

D. Young & Co. 21 London Road


Southampton SO1 2AD (GB)

### (54) Image processing apparatus and method for high-speed image playback

(57) In order to obtain a high-quality image when an encoded stream which is encoded using MPEG is played back at variable speed, a stream conversion apparatus is provided which converts an arrangement of DCT coefficients of a source encoded stream into an arrangement suitable for variable-speed playback. Specifically, a header part is separated from an elementary stream of MPEG, and DCT coefficients arranged from a low order of a spatial frequency to a high order are extracted by zigzag scan at intervals of a plurality of DCT


blocks which form a macro block. These DCT coefficients are rearranged from a low order to a high order across a plurality of DCT blocks. The DCT coefficients rearranged in this manner are packed into a stream, and the separated header part is added, forming a converted elementary stream. This converted elementary stream is recorded. During high-speed playback, even if there is an error in the middle of the macro block, since decoding is possible using a low-order DCT coefficient, high-quality image video data can be obtained.

# FIG. 8A



EP 0 994 482 A2

FIG. 8B



#### EP 0 994 482 A2

10

20

30

35

40

45

50

55



### Description

[0001] The present invention relates to a signal processing apparatus and method.

[0002] In recent years, several formats used for recording digital video signals in a recording medium and for transmitting digital video signals by using a network have been provided. Generally, since digital video signals require a very large amount of data, when these signals are to be recorded in a recording medium for a long time, it is necessary to compress and code them. As a typical compression coding method, an MPEG (Moving Picture Experts Group) method is known.

[0003] The MPEG method is a compression coding method of a hybrid method in which motion compensation predicative coding and coding by DCT (Discrete Cosine Transform) are combined. That is, initially, redundancy in the direction of the time axis is reduced by calculating a difference among frames of a video signal. Next, redundancy in the direction of the space axis is reduced by using DCT. These make it possible to perform efficient coding.

[0004] In the MPEG method, one screen is divided into macro blocks composed of, for example, 16 pixels × 16 lines, and the macro block is further divided into DCT blocks composed of, for example, 8 pixels × 8 lines. For example, when the format of a video signal conforms to the NTSC method, in accordance with the ratio of each signal component, four DCT blocks of a luminance signal Y and two DCT blocks each of color signals Cr and Cb are formed. DCT is performed in units of these DCT blocks. Then, the DCT coefficient obtained by DCT is arranged from the DC components and the low-frequency components to the high frequencies components for each DCT block by zigzag scan, and this is performed on each of the DCT blocks which constitute a macro block.

[0005] In the meantime, as a recording medium for recording video signals, a magnetic tape is commonly used. Recording of video signals onto a magnetic tape is performed in such a way that what are commonly called "helical tracks", which are inclined obliquely to the direction of tape movement, are formed by a magnetic head (rotary head) provided on a rotating drum. During playback, helical tracks formed during recording are accurately traced by the rotary head.

[0006] By making the tape movement speed during playback higher than that during recording, for example, playback of 2x speed, 3x speed, or search can be performed. In this case, the trace angle of the rotary head on the tape becomes different from the inclination axis of the helical tracks. For this reason, it is not possible to trace all the signals recorded on the helical tracks. That is, during high-speed playback, playback is performed in which a part of each helical track is scanned, for example.

[0007] In a case in which compression coding is performed using MPEG and the data is recorded on a tapelike recording medium, when high-speed playback, such as the above-mentioned search, is performed, only a part of each helical track is traced. For this reason, for example, in a case in which the data of the second half in the above-mentioned macro block cannot be obtained, only DCT blocks of parts corresponding to the first half of the macro block can be used, causing a considerable decrease in image quality. In this manner, conventionally, there is a problem in that it is difficult to effectively use played-back data in order to obtain a high-quality playback image.

[0008] Accordingly, embodiments of the present invention can provide a signal processing apparatus and method, a recording apparatus, a playback apparatus, and a recording and playback apparatus, which are capable of obtaining a high-quality image even if high-speed playback is performed during playback when a magnetic tape in which data is recorded on helical tracks by performing compression coding using MPEG is played back.

[0009] Various aspects and features of the present invention are defined in the appended claims.

[0010] According to a first aspect of the present invention, there is provided a signal processing apparatus for dividing each frame contained in video data into a plurality of macro blocks and for performing DCT on each of a plurality of DCT blocks contained in each divided macro block in order to create DCT coefficient data, the signal processing apparatus comprising conversion means for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from the low-order coefficient data having a low spatial frequency to the high-order coefficient data having a high spatial frequency in such a manner as to extend across a plurality of the DCT blocks within a macro block.

[0011] Embodiments of the present invention relate to a signal processing apparatus and method, a recording apparatus, a playback apparatus, and a recording and playback apparatus, which are capable of most effectively performing decoding by data which can be played back even if there is a loss of video data which is played back from a recording medium when video data which is compressed and coded, and recorded by using DCT (Discrete Cosine Transform) is played back at variable speed.

[0012] According to a second aspect of the present invention, there is provided a signal processing apparatus for processing DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed on each of a plurality of DCT blocks contained in each divided macro block, the signal processing apparatus comprising conversion means for rearranging the arrangement of the DCT coefficient data arranged in the sequence from low-order DCT coefficient data into the coefficient data of a high order in such a manner as to extend across a plurality of DCT blocks

within a macro block into the sequence from the loworder coefficient data to the high-order coefficient data independently for each of the DCT blocks.

[0013] According to a third aspect of the present invention, there is provided a signal processing method for dividing each frame contained in video data into a plurality of macro blocks and for performing DCT on each of a plurality of DCT blocks contained in each macro block in order to create DCT coefficient data, the signal processing method comprising: a conversion step for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from the coefficient data of a low order to the coefficient data of a high order in such a manner as to extend across a plurality of the DCT blocks within a macro block.

[0014] According to a fourth aspect of the present invention, there is provided a signal processing method for processing DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed on each of a plurality of DCT blocks contained in each divided macro block, the signal processing method comprising: a conversion step for rearranging independently for each of the DCT blocks, the arrangement of the DCT coefficient data arranged in the sequence from low-order DCT coefficient data into the coefficient data of a high order in such a manner as to extend across a plurality of DCT blocks within a macro block into the sequence from the low-order coefficient data to the high-order coefficient data.

[0015] According to a fifth aspect of the present invention, there is provided a recording apparatus for recording DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed on each of a plurality of DCT blocks contained in each divided macro block, the recording apparatus comprising: conversion means for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from the coefficient data of a low order to the coefficient data of a high order in such a manner as to extend across a plurality of the DCT blocks within a macro block; packing means for performing packing by assigning the coefficient data rearranged by the conversion means to a fixed-length frame for each of the macro blocks and for packing in sequence the portion which extends outside the fixedlength frame into a portion which is unfilled in the fixedlength frame; error-correction coding means for performing error-correction coding using a product code on data which is packed by the packing means and which corresponds to a plurality of the fixed-length frames; and recording means for recording data which is error-correction-coded by the error-correction coding means in a recording medium.

[0016] According to a sixth aspect of the present invention, there is provided a playback apparatus for play-

ing back data recorded in a recording medium in such a way that each frame contained in video data is divided into a plurality of macro blocks, DCT is performed on each of a plurality of DCT blocks contained in each divided macro block in order to create DCT coefficient data, the DCT coefficient data is rearranged in the sequence from low-order DCT coefficient data to high-order DCT coefficient data in such a manner as to extend across a plurality of DCT blocks within a macro block, the rearranged DCT coefficient data is assigned to a fixed-length frame for each macro block, the portion which extends outside the fixed-length frame is packed in sequence into a portion which is unfilled in the fixedlength frame, and error-correction coding using a product code is performed on packed data corresponding to a plurality of fixed-length frames, the playback apparatus comprising: playback means for playing back data recorded in a recording medium; error-correction means for performing error correction by decoding an error-cor-20 rection code using a product code of the data played back by the playback means; depacking means for reconstructing a macro block by concatenating corresponding macro blocks with respect to data on which error correction is performed by the error-correction means; and conversion means for rearranging independently for each of the DCT blocks, the arrangement of the DCT coefficients arranged in the sequence from low-order DCT coefficients to the high-order coefficients in such a manner as to extend across a plurality of DCT 30 blocks within a macro block reconstructed by the depacking means into the sequence from the low-order coefficients to the high-order coefficients.

[0017] According to a seventh aspect of the present invention, there is provided a recording and playback apparatus which records, in a recording medium, DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed at intervals of a plurality of DCT blocks contained in each divided macro block in order to create DCT coefficient data, and which plays back DCT coefficients from the recording medium, the recording and playback apparatus comprising: first conversion means for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from the coefficient data of a low order to the coefficient data of a high order in such a manner as to extend across a plurality of the DCT blocks within a macro block; packing means for performing packing by assigning the coefficient data rearranged by the conversion means to a fixed-length frame for each of the macro blocks and for packing in sequence the portion which extends outside the fixedlength frame into a portion which is unfilled in the fixedlength frame; error-correction coding means for performing error-correction coding using a product code on data which is packed by the packing means and which corresponds to a plurality of the fixed-length frames; recording means for recording data which is error-correc-

55

40

20

35

40

45

50

55

6

tion-codèd by the error-correction coding means in a recording medium; playback means for playing back data recorded in the recording medium; error-correction means for performing error correction by decoding an error-correction code using a product code of the data played back by the playback means; depacking means for reconstructing a macro block by concatenating corresponding macro blocks with respect to data on which error correction is performed by the error-correction means; and second conversion means for rearranging independently for each of the DCT block, the arrange-

independently for each of the DCT block, the arrangement of the DCT coefficients arranged in the sequence from low-order DCT coefficients to the coefficients of a high order in such a manner as to extend across a plurality of DCT blocks within a macro block reconstructed by the depacking means into the sequence from the low-order coefficients to the high-order coefficients.

[0018] In a manner as described above, the signal

[0018] In a manner as described above, the signal processing apparatus and method, the recording apparatus, and the recording and playback apparatus in accordance with the present invention rearrange the arrangement of DCT coefficients which are coded independently for each DCT block into the sequence from low-order coefficients to high-order coefficients in such a manner as to extend across a plurality of DCT blocks. This makes it possible to use data starting from a low order for each of a plurality of DCT blocks even if all data of the plurality of DCT blocks within a macro block cannot be played back during playback.

[0019] In addition, in a manner as described above, the signal processing apparatus and method, the play-back apparatus, and the recording and playback apparatus in accordance with the present invention rearrange independently for each DCT block, the arrangement of DCT coefficients arranged in the sequence from low-order DCT coefficients to high-order coefficients in to the sequence from low-order coefficients to high-order coefficients in such a manner as to extend across a plurality of DCT blocks within a macro block. This makes it possible to use data starting from a low order for each of a plurality of DCT blocks even if all data of the plurality of DCT blocks within a macro block cannot be played back during playback.

[0020] The invention will now be described by way of example with reference to the accompanying drawings, throughout which like parts are referred to by like references, and in which:

[0021] Fig. 1 is a block diagram showing an example of the construction of a recording and playback apparatus according to an embodiment of the present invention.

[0022] Fig. 2 is a schematic diagram showing an example of a track format.

[0023] Figs. 3A, 3B, and 3C are schematic diagrams showing another example of a track format.

[0024] Figs. 4A, 4B, 4C, 4D, and 4E are schematic diagrams showing an example of a sync block.

[0025] Figs. 5A, 5B, and 5C show an example of bit

assignment of an ID and a DID.

[0026] Fig. 6 is a block diagram showing an example of the construction of an MPEG encoder.

[0027] Figs. 7A and 7B are diagrams illustrating zigzag scanning and variable-length coding.

**[0028]** Figs. 8A and 8B are diagrams schematically showing the rearrangement of DCT coefficients in a stream converter.

[0029] Fig. 9 is a block diagram showing an example of the construction of the stream converter.

[0030] Fig. 10 is a flowchart briefly showing the flow of the process in the stream converter.

[0031] Figs. 11A, 11B, 11C, and 11D are schematic diagrams showing the change of data within the stream converter.

[0032] Figs. 12A and 12B are schematic diagrams schematically showing the formation into an equal length of macro blocks.

[0033] An embodiment of the present invention will be described below. In a recording apparatus according to this embodiment, digital audio signals are compressed and coded by an MPEG2 method and recorded on a magnetic tape by a helical scan method. At this time, DCT coefficients arranged in the sequence of frequency components for each DCT block in conformance with the specification of the MPEG method are rearranged in the sequence of frequency components through a plurality of DCT blocks which constitute one macro block. Also, during playback, the DCT coefficients arranged in this manner are rearranged into the sequence in conformance with the specification of the MPEG method and are output.

[0034] As a result of the above, for example, even if high-speed playback is performed and only a part of the data of one macro block can be played back, it is possible to cause the DCT coefficients to be spread all over in the sequence from DC components and low-frequency components to all the DCT blocks which constitute one macro block. Therefore, data which can be played back can be utilized effectively, and a higher-quality playback image can be obtained.

[0035] First, for ease of understanding, the technology is described on which an embodiment of the present invention is based. In a recording and playback apparatus according to this embodiment, video signals of a plurality of mutually different formats are handled in a unified manner. For example, in addition to handling video signals by a system of 525 lines/60 Hz in conformance with the NTSC method and by a system of 625 lines/50 Hz in conformance with the PAL method in a unified manner, signals recognized as a digital television broadcasting method, for example, a system in which the number of lines in interlaced scanning is 1080 (hereinafter referred to as a "1080i method"), or systems in which the number of lines in progressive scanning (noninterlace) are 480, 720, and 1080 (hereinafter referred to as "480p, 720p, and 1080p methods", respectively), are handled in a unified manner. That is, video signals

20



of different formats can be recorded and played back using essentially the same hardware.

[0036] Furthermore, in this embodiment, video signals and audio signals are compressed and coded in conformance with the MPEG2 (Moving Picture Experts Group Phase 2) method. As is well known, in MPEG2, motion compensation predicative coding and coding by DCT (Discrete Cosine Transform) are combined. The data structure of MPEG2 has a hierarchical structure in which, in order beginning from the lowest, a block layer, a macro block layer, a slice layer, a picture layer, a GOP layer, and a sequence layer are formed.

[0037] The block layer is composed of DCT blocks which are units at which DCT is performed. The macro block is composed of a plurality of DCT blocks. The slice layer is composed of a header part and an arbitrary number of macro blocks which do not extend across a line. The picture layer is composed of a header part and a plurality of slices. The picture corresponds to one screen. The GOP (Group of Pictures) layer is composed of a header part, an I picture which is a picture based on intra-frame coding, and P and B pictures which are pictures based on predicative coding. At least one I picture is contained in the GOP, and P and B pictures need not to be present. The sequence layer of the uppermost layer is composed of a header part and a plurality of GOPs.

[0038] In the format of MPEG, a slice is one variable-length-coding sequence. In the variable-length-coding sequence, the boundary of data cannot be detected unless the variable-length code is decoded.

[0039] Also, an identification code (referred to as a "start code") arranged in byte units is placed at the start of each of the sequence layer, the GOP layer, the picture layer, the slice layer, and the macro block layer. The header part of each layer described above is one in which a header, and extended data or user data are collectively written. The header parts are each variable-length-coding sequences.

**[0040]** The size (the number of pixels in a matrix) of an image (picture) is written in the header of the sequence layer. A time code and the number of pictures which constitute a GOP are written in the header of the GOP layer.

[0041] The macro block contained in the slice layer is a set of a plurality of DCT blocks, and the coding sequence of the DCT blocks is such that the sequence of quantized DCT coefficients is formed into variable-length codes by assuming the number of consecutive times (run) of 0 coefficients and the immediately subsequent non-0 sequence (level) (the details will be described later) to be one unit. An identification code arranged in byte units is not added to the macro block and the DCT blocks within the macro block. That is, these are not one variable-length-coding sequence.

[0042] Although the details will be described later, the macro block is one in which a screen (picture) is divided into a lattice of 16 pixels × 16 lines. The slice is formed,

for example, by concatenating these macro blocks in the hor zontal direction. The last macro block of a slice before continuous slices is continuous with the start macro block of the next slice, and formation of overlapping of macro blocks between slices is not allowed.

[0043] In the MPEG2 method, unless data is arranged in order at least in units of macro blocks, decoding cannot be performed as image data. Also, when the size of the screen is determined, the number of macro blocks per screen is determined uniquely.

[0044] In order to avoid deterioration of image quality due to a repetition of an MPEG decoding process and an MPEG encoding process, it is preferable that the encoded stream be edited in the state of the encoded stream without performing an MPEG decoding process thereon. At this time, for the P picture and the B picture by predicative coding, in order to decode them, previous pictures or prior and subsequent pictures in relation to time are required. For this reason, the editing unit cannot be made to be one frame unit. By taking this point into consideration, in this embodiment, one GOP is made to be composed of one I picture.

[0045] Also, a recording area where recording data, for example, for one frame is recorded is a predetermined one. In MPEG2, since variable-length coding is used, the amount of created data for one frame is made to be of an equal length so that data created in a period of one frame can be recorded in a predetermined recording area.

**[0046]** In addition, in this embodiment, in order to be suitable for recording on a magnetic tape, one slice is composed of one macro block, and one macro block is assigned to a fixed frame of a predetermined length.

[0047] Fig. 1 shows an example of the construction of a recording and playback apparatus 100 according to this embodiment. First, this construction is described briefly. During recording, a digital video signal of a predetermined method is input from a terminal 101. This video signal is formed into a variable-length code by an MPEG encoder 102 and output as variable-length-coded (VLC) data. This data is an elementary stream which complies with MPEG2 (Moving Picture Experts Group Phase 2). This output is supplied to one of the input terminals of a selector 103.

45 [0048] In contrast, data of a format of SDTI (Serial Data Transport Interface), which is an interface defined by ANSI/SMPTE 305M, is input to a terminal 104 so as to cover various formats. A signal containing an elementary stream of MPEG2 is input from the terminal 104.
 50 This signal is synchronously detected by an SDTI receiving circuit 105. Then, the signal is temporarily stored in the buffer, and the elementary stream is extracted. The extracted elementary stream is supplied to the other input terminal of the selector 103.

[0049] The elementary stream which is selected and output by the selector 103 is supplied to a stream converter 106. As will be described later, in the stream converter 106, the DCT coefficients arranged for each DCT

20

25

35

40

50

55



block in conformance with the specification of MPEG2 are rearranged for each frequency component through a plurality of DCT blocks which constitute one macro block. The rearranged, converted elementary stream is supplied to a packing circuit 107.

[0050] Since the video data of the elementary stream is formed into variable-length codes, the lengths of the data of each macro block are not regular. In the packing circuit 107, the macro block is made to flow into a fixed frame. At this time, the portions which extend outside the fixed frame are packed in sequence into the portions which are unfilled with respect to the size of the fixed frame. The data which is packed in this manner is supplied to an ECC (Error-correction coding) encoder 108. [0051] A packed video signal is supplied to the ECC encoder 108, and a digital audio signal is supplied thereto, for example, from a terminal 109. In this embodiment, a non-compressed digital audio signal is handled. These signals are shuffled for each sync block by the ECC encoder 108. As a result of shuffling being performed, data is arranged uniformly with respect to the pattern on the tape. Together therewith, for example, an intra-code parity and an extra-code parity are added, and error-correction coding using a product code is performed. Then, a SYNC pattern for detecting synchronization, an ID for identifying a sync block, and a DID for indicating information about the contents of data to be recorded are added to the error-correction-coded data. The SYNC pattern, the ID, and the DID will be described later.

[0052] The output of the ECC encoder 108 is, for example, channel-coded by a recording coding circuit (not shown), is converted into a form suitable for recording, is amplified by a recording amplifier 110, and is supplied to a recording head 111. Recording is performed onto a magnetic tape 120 by the recording head 111 by a helical scan method. The details of the recording method and the format will be described later.

[0053] During playback, the signal recorded on the magnetic tape 120 is played back by a playback head 130 and is supplied to a playback amplifier 131. The playback signal is subjected to equalization and waveform shaping by the playback amplifier 131 and is converted into a digital signal by a decoding circuit (not shown). The playback digital signal output from the playback amplifier 131 is supplied to an ECC decoder 132. [0054] In the ECC decoder 132, first, synchronous detection is performed based on a SYNC pattern which is added during recording, and a sync block is extracted. Then, error correction is performed in accordance with an error-correction code added during recording. When errors are present in such a manner as to exceed the error-correction performance possessed by the errorcorrection code, an error flag indicating this fact is set. Then, shuffling is performed so that the data shuffled during recording is rearranged in the original sequence. [0055] The video data output from the ECC decoder 132 is supplied to a depacking circuit 133. The depacking circuit 133 releases the packing performed during recording. That is, the length of the data is returned in units of macro blocks in order to reconstruct the original variable-length code. Here, if an error flag has been set by the above-mentioned ECC decoder 132, data whose error is not corrected is corrected by a conceal circuit (not shown). The data correction is performed, for example, by filling all the data with [0] or by replacing the data with the data of the previous frame. In the ECC decoder 132, error correction of the audio data is also performed. The audio data is output to, for example, a terminal 139

[0056] The output of the depacking circuit 133 is supplied to a stream converter 134. In the stream converter 134, a process which is the reverse of that of the abovementioned stream converter 106 is performed. That is, the DCT coefficients arranged for each frequency through the DCT blocks are rearranged for each DCT block. As a result, the playback signal is converted into an elementary stream which complies with the MPEG2. [0057] This elementary stream is supplied to an SDTI transmission circuit 135 whereby it is converted into an SDTI format and is output to a terminal 136. Also, this elementary stream is supplied to an MPEG decoder 137 whereby decoding in conformance with the specification of MPEG2 is performed in order to decode it into a digital video signal, and this is output to a terminal 138.

[0058] In this embodiment, recording of signals on a magnetic tape is performed by a helical scan method in which oblique tracks are formed by a magnetic head provided on a rotating rotary head. A plurality of magnetic heads are provided at each of mutually opposing positions on the rotary drum. That is, when a magnetic tape is wound at a winding angle of about 180° around the rotary head, the rotation of 180° of the rotary head makes it possible to simultaneously form a plurality of tracks. Also, two magnetic heads, whose azimuths are different from each other, are deemed to be one set. The plurality of magnetic heads are positioned in such a way that the azimuths of adjacent tracks are different from each other.

[0059] Fig. 2 shows an example of a track format formed on a magnetic tape by the above-mentioned rotary head. This is an example in which recording is performed at 8 tracks per frame. In the format of this example, video signals of interlaced scanning (480i) are recorded in which, for example, the frame frequency is 29.97 Hz, the rate is 50 Mbps, the number of effective lines is 480, and the number of effective horizontal pixels is 720. Also, video signals of interlaced scanning (576i) are recorded in which, for example, the frame frequency is 25 Hz, the rate is 50 Mbps, the number of effective lines is 576, and the number of effective horizontal pixels is 720. In this example, in order that the data can be played back more reliably, data of one frame is recorded doubly, the whole being formed of 16 tracks.

[0060] By assuming two tracks whose azimuths are different from each other to be one set, a segment is





formed. That is, eight tracks are formed of four segments. A track number [0] is assigned to one of the tracks which constitute the segment, and a track number [1] is assigned to the other track. As described above, in the example shown in Fig. 2, data of one frame is recorded doubly. At this time, the track number is replaced, and a track sequence which is different for each frame is assigned. As a result, even if one of a set of magnetic heads whose azimuths are different cannot read due to, for example, clogging, it is still possible to play back data.

[0061] In each track, a video sector in which video data is recorded on both ends is placed, and an audio sector in which audio data is recorded is placed in such a manner as to be sandwiched between video sectors. Fig. 2 and Figs. 3A, 3B, and 3C to be described later show the arrangement of sectors on a tape.

[0062] In this example, audio data of eight channels can be handled. A1 to A8 indicate 1ch to 8ch of audio data, respectively. The audio data is recorded with its arrangement being varied in units of segments. Also, in this example, the video data is recorded in such a way that data for four error-correction blocks is interleaved with respect to one track and that the video data is divided into the sectors of the upper side and the lower side. In the video sector of the lower side, a system area is provided at a predetermined position. The error-correction block will be described later.

[0063] One track is composed of a plurality of blocks, which are referred to as "sync blocks" and which are evenly divided. Fig. 2 schematically shows the structure of a sync block. Although the details will be described later, the sync block is composed of a SYNC pattern for detecting synchronization, an ID for identifying each sync block, a DID for indicating the contents of data which follow, data packets, and an intra-code parity for correcting an error. The data is handled as packets in units of sync blocks. That is, the smallest data unit to be recorded or played back is one sync block. A number of sync blocks are arranged, forming, for example, a video sector.

[0064] In Fig. 2, SAT1(Tr) and SAT2(Tm) are areas where signals for servo lock are recorded. Also, between recording areas, gaps (Vg1, Sg1, Ag, Sg2, Sg3, and Vg2) of a predetermined size are provided.

[0065] Here, an example is described in which recording is performed at eight tracks per frame, but this embodiment is not limited to this example. In this embodiment, furthermore, recording can be performed at four tracks, six tracks, and others per frame. Figs. 3A, 3B, and 3C show an example in which one frame is recorded at six tracks. In this example, double recording of one frame is not performed, and the track sequence is only [0]. It is possible for the recording and playback apparatus according to this embodiment to handle both the track format of this other example and the above-described track format shown in Fig. 2.

[0066] Figs. 4A, 4B, 4C, 4D, and 4E show an example

of a sync block, which is a recording unit at each track. In this embodiment, one or two macro blocks are stored in one sync block, and the size of one sync block is variable in length according to the format of a video signal to be handled. As shown in Fig. 4A, one sync block is composed of, from the start, a 2-byte SYNC pattern, a 2-byte ID, a 1-byte DID, a data area defined to be variable, for example, between 112 bytes to 206 bytes, and a 12-byte parity (intra-code parity). The data area is also referred to as a \*payload\*.

[0067] The initial 2-byte SYNC pattern, which is for synchronization detection, is formed of a predetermined pattern. By detecting a SYNC pattern which matches a unique pattern, synchronization detection is performed. [0068] The ID is composed of two parts of IDO and ID1, information for identifying individual sync blocks being stored therein. Fig. 5A shows an example of bit assignment of IDO and ID1. Identification information (SYNC ID) for identifying each sync block within one track is stored in the IDO. SYNC ID is, for example, a serial number. SYNC ID is represented by seven bits. In this embodiment, since, for example, 216 sync blocks are placed per track, a 7-bit SYNC ID can represent one half of a track.

[0069] Information about the track of the sync block is stored in the ID1. When the MSB part is represented by bit 7 and the LSB part is represented by bit 0, with regard to this sync block, bit 7 indicates whether it is the upper or lower side of the track, and bits 5 to 2 indicate the segment of the track. Also, bit 1 indicates the track number corresponding to the azimuth of the track, and bit 0 indicates which of the video data and the audio data this sync block is for.

[0070] Information about a payload is stored in the DID. Based on the value of bit 0 of the above-mentioned ID1, depending upon whether the data is video or audio, the contents of the DID differ. Fig. 5B shows an example of bit assignment of the DID in the case of video. Bits 7 to 4 are not defined (reserved). Bits 3 and 2 indicate the mode of the payload, for example, the type of the payload. Bits 3 and 2 are auxiliary ones. Bit 1 indicates that one or two macro blocks are stored in the payload. Bit 0 indicates whether or not the video data stored in the payload is an extra-code parity.

[0071] Fig. 5C shows an example of the bit assignment of DID in the case of audio. Bits 7 to 4 are reserved. Bit 3 indicates whether the data stored in the payload is audio data or ordinary data. When compressed and coded audio data is stored in the payload, bit 3 is set at a value which indicates data. Information of a five-field sequence in the NTSC method is stored in the bits 2 to 0. That is, in the NTSC method, the audio signal with respect to one field of a video signal is one of 800 samples and 801 samples when the sampling frequency is 48 kHz, and this sequence is arranged in order at intervals of five fields. Bits 2 to 0 indicate the position in the sequence the information is in.

[0072] Referring back to Figs. 4A to 4E, Figs. 4B to

20

30

35

40

45

50

55



4E show an example of the above-mentioned payload. Figs. 4B and 4C show examples of cases in which video data (variable-length-coded data) of one and two macro blocks are stored in the payload, respectively. In the example in which one macro block is stored, length information LT indicating the length of the macro block which follows is placed in the initial three bytes. The length information LT does not contain its own length. Also, in the example shown in Fig. 4C, two macro blocks are stored, the length information LT of the first macro block is placed at the start, and the first macro block is placed successively. Then, following the first macro block, length information LT indicating the length of the second macro block is placed, and following it, the second macro block is placed.

[0073] Fig. 4D shows an example of a case in which video AUX data is stored in the payload. In the initial length information LT, the length of the video AUX data, which does not contain itself, is written. Following this length information LT, 5-byte system information, 12-byte PICT information, and 92-byte user information are stored. The portion which is unfilled with respect to the length of the payload is reserved.

[0074] Fig. 4E shows an example of a case in which audio data is stored in the payload. The audio data can be packed over the total length of the payload. The audio signal is handled in a form in which compression processing is not performed, for example, in a PCM (Pulse Code Modulation) form. In addition to this, audio data which is compressed and coded by a predetermined method can also be handled.

[0075] In this embodiment, in a manner as described above, since the sync block length is variable, the length of a sync block in which video data is recorded and the length of a sync block in which audio data is recorded can be set each to a length which is most appropriate according to the signal format. As a result, it is possible to handle a plurality of different signal formats in a unified manner.

[0076] Next, each section of this recording and play-back apparatus 100 will be described in more detail. Processing during recording is described first. A digital video signal in which the ratio of the luminance signal Y and the chromaticity signals Cr and Cb is 4:2:2, for example, in conformance with the NTSC method, is input to an input terminal 101. This signal is supplied to the MPEG encoder 102.

[0077] Fig. 6 shows an example of the construction of the MPEG encoder 102. A signal supplied from a terminal 150 is divided into macro blocks of, for example, 16 pixels × 16 lines, by a blocking circuit 151. These macro blocks are supplied to one of the input terminals of a subtractor 154 and also to a motion detection circuit 160. Furthermore, the input image data is also supplied to a statistical processing circuit 152. In the statistical processing circuit 152, the complexity of the input image data is calculated by a predetermined statistical process. The calculation result is supplied to a bit-rate con-

trol circuit 153.

[0078] In the motion detection circuit 160, the macro block supplied from the blocking circuit 151 is compared with the macro block earlier by one frame (or one field), supplied via an inverse quantization circuit 163 and an inverse DCT circuit 162, which will be described later, and motion information (motion vector) is obtained, for example, by block matching. In a motion compensation circuit 161, motion compensation in accordance with this motion information is performed, and the motion-compensated result is supplied to the other input terminal of the subtractor 154.

[0079] The difference between the input image data and the motion-compensated result is determined by the subtractor 154 and is supplied to a DCT circuit 155. The DCT circuit 155 further divides this macro block of the difference into DCT blocks composed of 8 pixels × 8 lines, and performs DCT on each DCT block. The DCT coefficient output from the DCT circuit 155 is quantized by a quantization circuit 156. During quantization, the bit rate is controlled in accordance with control information from the bit-rate control circuit 153. The quantized DCT coefficient is supplied to the inverse quantization circuit 163 and a zigzag scan circuit 157.

[0080] In the zigzag scan circuit 157, the DCT coefficients are zigzag-scanned and output, and for each DCT block, the DCT coefficients are arranged in the sequence from the DC components and the low-frequency components to the high-frequency components. This DCT coefficient is formed into a variable-length code by a VLC circuit 158 and is output, as an elementary stream which complies with the MPEG2, to an output terminal 159. The output elementary stream is variable-length-coded data in units of macro blocks.

[0081] Figs. 7A and 7B schematically show the process in the zigzag scan circuit 157 and the VLC circuit 158. As shown in Fig. 7A, assuming that, in the DCT block, for example, the upper left show DC components, the horizontal spatial frequency and the vertical spatial frequency become higher in the right direction and in the downward direction, respectively. In the zigzag scan circuit 157, each DCT coefficient of the DCT block is zigzag-scanned starting from the DC components in the upper left in a direction in which the horizontal and vertical spatial frequencies become higher.

[0082] As a result, in an example as shown in Fig. 7B, a total of 64 (8 pixels  $\times$  8 lines) DCT coefficients are obtained which are arranged in the sequence of the frequency components. These DCT coefficients are supplied to the VLC circuit 158 whereby they are formed into variable-length codes. That is, for each coefficient, the first coefficient is fixed as a DC component, and from the next components (AC components), the coefficients are enclosed for a continuous run and the subsequent level, and one code is assigned thereto, thereby performing variable-length coding. The codes AC<sub>1</sub>, AC<sub>2</sub>, AC<sub>3</sub>, ... are assigned from the coefficient with low (low-order) frequency components to the coefficient with high

20

35

45





(high-order) frequency components, and are so arranged. In this specification, a DCT coefficient having a low spatial frequency is represented as a low-order DCT coefficient, and a DCT coefficient having a high spatial frequency is represented as a high-order DCT coefficient.

[0083] The coding information during the variable-length coding in the VLC circuit 158 is supplied to the bit-rate control circuit 153. The bit-rate control circuit 153 supplies the bit-rate control information to the quantization circuit 156 so that a bit rate which is appropriate in output can be obtained on the basis of this coding information and the calculation result of the complexity of the macro block by the above-mentioned statistical processing circuit 152. In accordance with this bit-rate control information, the GOP is formed in a fixed length. [0084] In contrast, the DCT coefficient supplied to the inverse quantization circuit 163 is inverse-quantized and is decoded into image data by the inverse DCT circuit 162, and is supplied to the motion detection circuit 160 and the motion compensation circuit 161.

[0085] In this embodiment, only the I picture is used, and the P and B pictures are not used. Therefore, in the construction of the above-described MPEG encoder 102, the construction for performing motion compensation among frames or fields, that is, the inverse quantization circuit 163, the inverse DCT circuit 162, the motion compensation circuit 161, and the motion detection circuit 160 can be omitted.

[0086] The elementary stream output from the MPEG encoder 102 and the SDTI receiving circuit 105 is selected by the selector 103 and is supplied to the stream converter 106. In the stream converter 106, the DCT coefficients of the supplied signal are rearranged. That is, within each macro block, the DCT coefficients arranged in the sequence of the frequency components for each DCT block in conformance with the specification of MPEG2 are rearranged in the sequence of the frequency components through each DCT block which is a constituent of the macro block.

**[0087]** Figs. 8A and 8B schematically show the arrangement of DCT coefficients in the stream converter 106. For example, in the case of a video signal by an NTSC method, since the ratio of the luminance signal Y and the chromaticity signals Cb and Cr is 4:2:2, one macro block is composed of four DCT blocks (DCT blocks  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) by the luminance signal Y and two DCT blocks (DCT blocks  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) by the luminance signal Y and two DCT blocks (DCT blocks  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) by the luminance signal Y and two DCT blocks (DCT blocks  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) by the luminance signal Y and two DCT blocks (DCT blocks  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) by the luminance signal  $Y_1$ , and  $Y_2$ ,  $Y_3$ , and  $Y_4$ ) by the luminance signal  $Y_1$ , and  $Y_2$ ,  $Y_3$ , and  $Y_4$ ,  $Y_4$ ,  $Y_5$ , and  $Y_4$ ,  $Y_5$ ,  $Y_5$ ,  $Y_5$ ,  $Y_5$ ,  $Y_5$ ,  $Y_5$ , and  $Y_6$ ,  $Y_5$ 

[0088] As described above, in the MPEG encoder 102, a zigzag scan is performed in accordance with the specification of the MPEG2. As shown in Fig. 8A, the DCT coefficients are arranged in the sequence of the frequency components from the DC components and the low-frequency components to the high-frequency components for each DCT block. After the scanning of one DCT block is terminated, the scanning of the next DCT block is performed, and in a similar manner, the

DCT coefficients are arranged.

[0089] More specifically, within the macro block, the DCT coefficients are arranged in the sequence of the frequency components from the DC components and the low-frequency components to the high-frequency components for each of the DCT blocks Y<sub>1</sub>, Y<sub>2</sub>, Y<sub>3</sub>, and Y<sub>4</sub>, and DCT blocks Cb<sub>1</sub>, Cb<sub>2</sub>, Cr<sub>1</sub>, and Cr<sub>2</sub>. Then, as described above, one code, [DC, AC<sub>1</sub>, AC<sub>2</sub>, and AC<sub>3</sub>, ...], each is assigned to a set formed of a continuous run and the subsequent level, being formed into a variable-length code.

[0090] In the stream converter 106, the DCT coefficients which are variable-length-coded and arranged are rearranged in the sequence of the frequency components in such a manner as to extend across each DCT block which is a constituent of the macro block by decoding the variable-length code once and by detecting the delimitation of each coefficient. This situation is shown in Fig. 8B. The DCT coefficients are arranged in the sequence of the frequency components from the DC components and the low-frequency components to the high-frequency components, that is, from a low-order coefficient to a high-order coefficient, in such a manner as to extend across each DCT block.

[0091] More specifically, within the macro block, the DCT coefficients are arranged in the sequence of each frequency component containing DC components in such a manner as to extend across each DCT block, as DC(Y<sub>1</sub>), DC(Y<sub>2</sub>), DC(Y<sub>3</sub>), DC(Y<sub>4</sub>), DC(Cb<sub>1</sub>) DC(Cb<sub>2</sub>), DC(Cr<sub>1</sub>), DC(Cr<sub>2</sub>), AC<sub>1</sub>(Y<sub>1</sub>), AC<sub>1</sub>(Y<sub>2</sub>), AC<sub>1</sub>(Y<sub>3</sub>), AC<sub>1</sub>(Y<sub>4</sub>), AC<sub>1</sub>(Cb<sub>1</sub>), AC<sub>1</sub>(Cb<sub>2</sub>), AC<sub>1</sub>(Cr<sub>1</sub>), AC<sub>1</sub>(Cr<sub>2</sub>), .... In practice, one code which is assigned to a set formed of a continuous run and the subsequent level, is arranged in such a manner as to correspond to the sequence of each frequency component.

[0092] Referring to Figs. 9, 10, and 11 A to 11 D, a process in the stream converter 106 is described below. Fig. 9 shows an example of the construction of the stream converter 106. Fig. 10 schematically shows the flow of the process in the construction in Fig. 9. Figs. 11 A, 11 B, 11 C, and 11 D show the change of data within this stream converter 106.

[0093] In Fig. 9, an elementary stream is input from a terminal 50 and supplied to a separation circuit 51. The elementary stream is separated by the separation circuit 51 into the DCT coefficient part contained in the macro block layer and the header part of the macro block layer or higher, that is, a sequence header, a GOP header, a picture header, etc. (Fig. 10, step S10). The header part of the macro block layer or higher is supplied to a multiplexer 53 via a delay circuit 52.

[0094] The DCT coefficient part separated by the separation circuit 51 is supplied to a VLD (Variable Length Decoder) circuit 54. Then, the variable-length code is decoded, the delimitation of the DCT coefficients is detected, and the portion corresponding to each DCT coefficient is extracted (Fig. 10, step S11). Each DCT coefficient part is supplied to a conversion circuit 55.

35

40



[0095] In the conversion circuit 55, the rearrangement of the DCT coefficients is performed. In an example as shown in Fig. 11B, with the header part being separated from the elementary stream (Fig. 11A), the DCT coefficients supplied to the conversion circuit 55 are arranged as DC, AC<sub>1</sub>, AC<sub>2</sub>, ..., from the low-order coefficients to the high-order coefficients. This arrangement is repeated in a similar manner for each DCT block. This is arranged by the conversion circuit 55 from the low-order coefficient to the high-order coefficient in such a manner as to extend across each DCT block within the macro block (Fig. 10, step S12).

[0096] More specifically, in an example as shown in Fig. 11C, first, the DCT components in each DCT block are extracted and are arranged in the sequence of the DCT block. Next, the initial low-frequency components AC<sub>1</sub> of each DCT block are extracted and are arranged in the sequence of the DCT blocks. In this manner, in the conversion circuit 55, the DCT coefficient corresponding to the frequency component is extracted in sequence from the DC components and the low-frequency components from each DCT block. As described above, this DCT coefficient is composed of one code which is assigned to a set formed of a continuous run and the subsequent level. Then, for these codes, the codes of the corresponding order are rearranged in the sequence of the DCT blocks.

[0097] More specifically, before conversion, the DCT coefficients are formed in such a manner as to be arranged as DC, AC<sub>1</sub>, AC<sub>2</sub>, ..., AC<sub>63</sub> for each DCT block (Fig. 11B). However, if these are recorded on a magnetic tape in this sequence, in a case in which, for example, high-speed playback is performed and data of only the middle of the block can be obtained, the DCT blocks of the second half cannot be played back at all. Therefore, as in the example embodiment, the sequence of the DCT coefficients is rearranged from the low-order coefficient to the high-order coefficient in such a manner as to extend across each DCT block, as DC, DC, ..., AC<sub>1</sub>,  $AC_1, ..., AC_1, AC_2, AC_2, ..., AC_{63}, AC_{63}, ... AC_{63}$  (Fig. 11C). For the stream rearranged in this manner, even if, for example, data of only the middle of the block can be obtained, in each DCT block, the low-order coefficients of the DCT coefficients, that is, the DC components and the low-frequency components, can be obtained. Therefore, it is possible to obtain an image having high or at least improved quality from the data in which a part of the stream has been lost.

[0098] The DCT coefficients rearranged in this manner are supplied to a packing circuit 56 whereby the individual DCT coefficients are packed into one. The packing process in this packing circuit 56 is different from the packing process in a packing circuit 107 which follows.

[0099] The output from the packing circuit 56 is supplied to the multiplexer 53. Then, the packed DCT coefficients and the header part of the macro block or higher which is supplied with a predetermined amount of delay

being provided to provide timing by the delay circuit 52, are multiplexed (Fig. 11D). The converted elementary stream in which the rearranged DCT coefficients and the header part are multiplexed is output to a terminal 57.

[0100] In order to perform this stream conversion in the shortest time, it is necessary to sufficiently secure the transfer speed of the bus which exchanges signals with portions prior to and subsequent thereto by causing the arrangement of the DCT coefficients to operate in accordance with the clock rate of the pixel data. For example, it is assumed that the pixel rate is 27 MHz/bps (bits per second) and one pixel is eight bits long. Since the variable-length coding result is that one pixel becomes 24 bits which is at most triple, 27 MHz × 24 bits are required for the band width. Here, by performing input and output at 81 MHz × 8 bits or 54 MHz × 16 bits, the bit width can be reduced, making it unnecessary to limit the maximum length of the macro block.

[0101] Also, when the maximum length of the macro block is limited, the band width is secured at which the data for an amount corresponding thereto can be transferred within a transfer time for one macro block. For example, if the maximum length of the macro block is limited to 512 bytes, interfacing is performed at a band width of 27 MHz × 8 bits.

[0102] Furthermore, in this stream converter 106, in a case in which an elementary stream, such as one which is not one macro block/one slice, is supplied from outside, it is possible for the stream converter 106 to have a function for converting this elementary stream into one macro block/one slice (not shown). For example, when the elementary stream supplied from a terminal 104 is one stripe/one slice, this stream converter 106 converts it into one macro block/one slice.

[0103] Furthermore, it is possible for this stream converter 106 to have a function for preventing an overflow in a case in which the elementary stream supplied from outside exceeds the recording bit rate of the apparatus, that is, the above-described fixed length in GOP units (not shown). For example, in the stream converter 106, the high-order coefficients (high-frequency components) of the DCT coefficients are replaced with zero, and the process is discontinued.

[0104] Here, in the stream converter 106, by decoding the variable-length codes of the DCT coefficients, the rearrangement of the DCT coefficients is performed, but this embodiment is not limited to this example. That is, the DCT coefficients in which the variable-length codes are decoded may be rearranged.

50 [0105] In this way, the converted elementary stream in which the elementary stream is rearranged by the stream converter 106 is supplied to the packing circuit 107.

[0106] The length of the macro block is the same in the converted elementary stream and the elementary stream before conversion. Also, in the MPEG encoder 102, even if formation into a fixed length is made in GOP units by bit-rate control, when viewed by the units of



cuit 107, the macro block is assigned to a fixed frame. **[0107]** Figs. 12A and 12B schematically show a packing process of a macro block in the packing circuit 107. The macro block is assigned to a fixed frame having a predetermined data length and is packed. When the data length of the fixed frame used at this time is made to match the sync block length which is the smallest unit of the data during recording and playback, this is con-

macro blocks, the length is variable. In the packing cir-

venient during shuffling and error-correction coding in the ECC encoder 108 which follows. Processing is performed, for example, at intervals of eight macro blocks, and a number, #1, #2, ... #8, is assigned to each macro block.

[0108] As a result of the variable-length coding, in an example as shown in Fig. 12A, eight macro blocks differ in length from each other. In this example, the data of macro block #1, the data of macro block #3, and the data of macro block #6 are longer than the length of one sync block which is a fixed frame, and the data of macro block #2, the data of macro block #5, the data of macro block #7, and the data of macro block #8 are shorter. Also, the data of macro block #4 is of a length nearly equal to one sync block.

[0109] As a result of the packing process, the macro block is made to flow into the fixed frame of one sync block length, and the entire data created for a period of one frame is formed into a fixed length. In an example as shown in Fig. 7B, a macro block which is longer than one sync block is divided at a position corresponding to the sync block length. The portion which extends outside the sync block length of the divided macro block is filled into the unfilled area in sequence starting from the beginning, that is, the portion after the macro block whose length does not reach the sync block length.

[0110] In the example of Fig. 12B, the portion which extends outside the sync block length of macro block #1 is first filled into the portion after macro block #2, and when the macro block #2 reaches the length of the sync block, the extending-off portion is filled into the portion after macro block #5. Next, the portion which extends outside the sync block length of macro block #3 is filled into the portion after macro block #7. Furthermore, the portion which extends outside the sync block length of macro block #6 is filled into the portion after macro block #7, and the portion which further extends outside is filled into the portion after macro block #8. In this manner, each macro block is filled with respect to the fixed frame of the sync block length.

[0111] The length of each macro block can be checked in advance in the stream converter 106. As a result, in this packing circuit 107, the end of the macro block can be determined without decoding the VLC data in order to check the contents.

**[0112]** Also, when the packed data is recorded on a magnetic tape, the length information LT indicating the length of the macro block is provided at the beginning portion of the macro block of the fixed frame. During

playback, the data packed in accordance with this length information LT is concatenated to reconstruct the macro block data. This is referred to as "depacking".

[0113] The output of the packing circuit 107 is supplied to the ECC encoder 108. In the ECC encoder 108, when data for one GOP is collected, each block corresponding to the fixed frame length is shuffled and rearranged in accordance with a predetermined rule. Then, for each of the rearranged blocks, the position on the screen is associated with the recording position on the tape. As a result of performing shuffling, tolerance of burst errors, such as those which occur at a continuous position on a tape, can be increased. Shuffling may be performed in such a way that the above-described packing circuit 107 has this function.

[0114] When shuffling is performed, an extra-code parity and an intra-code parity are added in predetermined data units (symbol), and error-correction coding using a product code is performed. First, an extra-code parity is added through a predetermined number of blocks. Next, an intra-code parity is added in the direction of the blocks with respect to each block containing an extra-code parity. The intra-code parity is added with the intra-code block composed of a data sequence which is the same as the fixed frame used during packing as a unit. Then, a DID, an ID, and a SYNC pattern are added to the beginning of each intra-code block, forming a sync block.

[0115] The data block completed by the intra-code parity and the extra-code parity is referred to as an "error-correction block".

[0116] The error-correction-coded data is scrambled by a scrambling circuit (not shown), and the frequency components are averaged. Then, the data is supplied to the recording amplifier 110 whereby it is recorded and coded, and are converted into a form suitable for recording onto the magnetic tape 120. In this embodiment, during recording and coding, a precoder of a partial response is used. The recorded and coded data is recorded onto the magnetic tape 120 by the recording head

[0117] Next, a description is given of a process during playback. The signal recorded on the magnetic tape 120 is played back by the playback head 130. The played-back signal is supplied to the playback amplifier 131, is reconstructed into digital data by an equalizer, and decoding of a partial response is performed. At this time, by using a viterbi decoding method, the error rate can be improved.

[0118] The playback digital data output from the playback amplifier 131 is supplied to the ECC decoder 132. In the ECC decoder 132, first, a SYNC pattern is detected, and a sync block is extracted. The intra-code block within the sync block is intra-code-corrected by an intracode parity, and is written into a predetermined address of the memory (not shown) in accordance with the ID. When errors are present in such a manner as to exceed the error-correction performance possessed by the er-

35

20

30

35



ror-correction code, it is assumed that the error cannot be corrected and an error flag is set for the symbol. In this manner, when intra-code correction of the data for one GOP is terminated, extra-code correction is performed using the data written into the memory.

**[0119]** In a similar manner, when errors are present in such a manner as to exceed the error-correction performance possessed by the error-correction code, an error flag is set. The error flag by extra-code correction is supplied to a stream converter 134 to be described later.

[0120] Deshuffling is performed on the data on which error correction is performed in this manner, and the address of the data is reconstructed. That is, during recording, since shuffling is performed in accordance with predetermined rules before error-correction coding, here, a process which is the reverse thereof is performed to rearrange the data in the correct sequence. The deshuffled data is then supplied to the depacking circuit 133.

[0121] The depacking circuit 133 reconstructs the macro block packed by the above-described packing circuit 107 during recording. That is, the sync block corresponds to the macro block, and the respective data of the macro block are concatenated so as to reconstruct the original macro block in accordance with the length information LT recorded, for example, at the beginning of the payload.

[0122] When high-speed playback is performed, in which the playback speed of the magnetic tape 120 is higher than that during recording, or variable-speed playback is performed in which playback at a tape speed different from that during recording, the relationship between the trace angle of the rotary head and the helical tracks varies, making it impossible to accurately trace one track. For this reason, since all the signals of one GOP cannot be obtained, a depacking process is not performed. Therefore, playback in units of sync blocks is performed. At this time, the data filled into the portion after the macro block which is shorter than the sync block length in accordance with the length information LT is handled as, for example, zero. Further, error correction by an intra-code parity can be performed, and deshuffling is also possible in accordance with the ID.

[0123] The output of the depacking circuit 133 is output, as a converted elementary stream, to the stream converter 134. In the stream converter 134, a process which is the reverse of that of the stream converter 106 is performed. That is, in the stream converter 134, the DCT coefficients arranged in the sequence of the frequency components are rearranged into the sequence of the frequency components for each DCT block. As a result, the converted elementary stream is inversely converted into an elementary stream which complies with the MPEG2.

[0124] In the process of stream conversion on the playback side, before conversion, error handling must be performed in accordance with the error flag by extra-

code correction obtained by the ECC decoder 132. That is, when it is determined before conversion that there is an error in the middle of the macro block data, the DCT coefficients of the frequency components after the error position cannot be reconstructed. Accordingly, for example, the data at the error position is replaced with an end of block (EOB) code, and the DCT coefficients of the frequency components thereafter are set to zero. In a similar manner, also during high-speed playback, only the DCT coefficients up to the length corresponding to the sync block length are reconstructed, and the coefficients thereafter are replaced with zero data.

[0125] Since the DCT coefficients are arranged from the DC components and the low-frequency components to the high-frequency components through the DCT blocks, even if the DCT coefficients after a particular place are ignored in this manner, it is possible to cause the DCT coefficients from the DC components and the low-frequency components to be spread all over the respective DCT blocks which constitute the macro block. [0126] Also, for the input and output of the stream converter 134, a sufficient transfer rate (band width) is secured in advance in such a manner as to correspond to the maximum length of the macro blocks in the same way as on the recording side. When the length of the macro blocks is not limited, it is preferable that a band width three times as great as the pixel rate be secured. [0127] The elementary stream output from the stream converter 134 is supplied to, for example, the SDTI transmission circuit 135 whereby the elementary stream is formed into a predetermined signal format with a synchronization signal, etc., being added, and is output, as an elementary stream which corresponds to SDTI and complies with the MPEG2, to an output end 136.

[0128] Furthermore, the elementary stream output from the stream converter 134 can also be supplied to the MPEG decoder 137. Although not shown in the figure, the MPEG decoder 137 has the construction of an ordinary decoder which complies with the MPEG2. The elementary stream is decoded by the MPEG decoder 137 and is output, as a digital video signal, to an output end 138.

[0129] This stream converter 134 on the playback side can be realized by the same construction as that of the stream converter 106 on the recording side. Also, since the process at that time is the same as that of the stream converter 106, a detailed description is omitted for simplicity.

[0130] In the stream conversion process on the play-back side, it is necessary to perform error handling, be-fore conversion, in accordance with an error flag by extra-code correction obtained by the ECC decoder 132. That is, when it is determined before conversion that there is an error in the middle of the macro block data, the DCT coefficients of the frequency components after the error place cannot be reconstructed. Accordingly, for example, the data at the error place is replaced with an end of block (EOB) code, and the DCT coefficients of

50

**O**24

the frequency components thereafter are set to zero. In a similar manner, also during high-speed playback, only the DCT coefficients up to the length corresponding to the sync block length are reconstructed, and the coefficients thereafter are replaced with zero data.

**[0131]** Since the DCT coefficients are arranged from the DC components and the low-frequency components to the high-frequency components through the DCT blocks, even if the DCT coefficients after a particular place are ignored in this manner, it is possible to cause the DCT coefficients to be spread all over the respective DCT blocks which constitute the macro block.

[0132] Also, for the input and output of the stream converter 134, a sufficient transfer rate (band width) is secured in advance in such a manner as to correspond to the maximum length of the macro blocks in the same way as on the recording side. When the length of the macro blocks is not limited, it is preferable that a band width three times as great as the pixel rate be secured. [0133] The elementary stream output from the stream converter 134 is supplied to, for example, the SDTI transmission circuit 135 whereby the elementary stream is formed into a predetermined signal format with a synchronization signal being added and is output, as an elementary stream which complies with the MPEG2, to an output end 136.

[0134] Furthermore, the elementary stream output from the stream converter 134 can also be supplied to the MPEG decoder 137. Although not shown in the figure, the MPEG decoder 137 has the construction of an ordinary decoder which complies with the MPEG2. The elementary stream is decoded by the MPEG decoder 137 and is output, as a digital video signal, to an output end 138.

[0135] In the foregoing, although a description is given such that the present invention is applied to a case in which the DCT coefficients are zigzag-scanned for each DCT block, the present invention is not limited to this example. The present invention can also be applied to a case in which the DCT coefficients are alternately scanned for each DCT block.

**[0136]** Furthermore, in the foregoing, although a description is given such that the rearrangement of the DCT coefficients is started from the DCT block of the luminance signal Y, the present invention is not limited to this example, and the DCT block from which the rearrangement is started is arbitrary.

[0137] As has been described up to this point, according to the present invention, when video data is compressed and coded in accordance with an MPEG method and recorded on helical tracks on a magnetic tape, in the macro block, the DCT coefficients arranged in the sequence of the frequency components for each DCT block are rearranged into the sequence of the frequency components in such a manner as to extend across each DCT block. Therefore, even if high-speed playback in which the tape movement speed is higher than that during recording is performed during playback and only a

part of the data of each helical track is played back, the DCT coefficient is provided from the DC-component side to each DCT block within the macro block. Thus, there is the advantage that a higher-quality playback image can be obtained by effectively utilizing data which is played back.

[0138] Many different embodiments of the present invention may be constructed without departing from the scope of the present invention. It should be understood that the present invention is not limited to the specific embodiment described in this specification. To the contrary, the present invention is intended to cover various modifications and equivalent arrangements included within the scope of the invention as hereafter claimed. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications, equivalent structures and functions.

[0139] In so far as the embodiments of the invention described above are implemented, at least in part, using software-controlled data processing apparatus, it will be appreciated that a computer program providing such software control and a storage medium by which such a computer program is stored are envisaged as aspects of the present invention.

#### Claims

20

25

30

35

45

50

- 1. A signal processing apparatus for dividing each frame contained in video data into a plurality of macro blocks and for performing DCT on each of a plurality of DCT blocks contained in each divided macro block in order to create DCT coefficient data, said signal processing apparatus comprising conversion means for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from said coefficient data of a low order to said coefficient data of a high order in such a manner as to extend across a plurality of said DCT blocks within a macro block.
- 2. A signal processing apparatus for processing DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed on each of a plurality of DCT blocks contained in each divided macro block, said signal processing apparatus comprising conversion means for rearranging the arrangement of said DCT coefficient data arranged in the sequence from low-order DCT coefficient data into said coefficient data of a high order in such a manner as to extend across a plurality of DCT blocks within a macro block into the sequence from said low-order coefficient data to said high-order coefficient data independently for each of said DCT blocks.
- 3. A signal processing apparatus according to one of

15

25

30

45



Claims 1 and 2, further comprising decoding means for decoding the arrangement of said DCT coefficient data which is variable-length-coded,

wherein said conversion means rearranges said variable-length-coded DCT coefficient data on the basis of the decoding result by said decoding means.

4. A signal processing method for dividing each frame contained in video data into a plurality of macro blocks and for performing DCT on each of a plurality of DCT blocks contained in each macro block in order to create DCT coefficient data, said signal processing method comprising:

a conversion step for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from said coefficient data of a low order to said coefficient data of a high order in such a manner as to extend across a plurality of said DCT blocks within a macro block.

5. A signal processing method for processing DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed on each of a plurality of DCT blocks contained in each divided macro block, said signal processing method comprising:

a conversion step for rearranging independently for each of said DCT blocks, the arrangement of said DCT coefficient data arranged in the sequence from low-order DCT coefficient data into said coefficient data of a high order in such a manner as to extend across a plurality of DCT blocks within a macro block into the sequence from said low-order coefficient data to said high-order coefficient data.

6. A recording apparatus for recording DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed on each of a plurality of DCT blocks contained in each divided macro block, said recording apparatus comprising:

conversion means for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from said coefficient data of a low order to said coefficient data of a high order in such a manner as to extend across a plurality of said DCT blocks within a macro block;

packing means for performing packing by assigning said coefficient data rearranged by said conversion means to a fixed-length frame for each of said macro blocks and for packing in sequence the portion which extends outside said fixed-length frame into a portion which is unfilled in said fixed-length frame;

error-correction coding means for performing error-correction coding using a product code on data which is packed by said packing means and which corresponds to a plurality of said fixed-length frames; and

recording means for recording data which is error-correction-coded by said error-correction coding means in a recording medium.

 A recording apparatus according to Claim 6, further comprising decoding means for decoding the arrangement of said DCT coefficient data which is variable-length-coded,

wherein said conversion means rearranges said variable-length-coded DCT coefficient data on the basis of the decoding result by said decoding means.

A playback apparatus for playing back data recorded in a recording medium in such a way that each frame contained in video data is divided into a plurality of macro blocks, DCT is performed on each of a plurality of DCT blocks contained in each divided macro block in order to create DCT coefficient data, the DCT coefficient data is rearranged in the sequence from low-order DCT coefficient data to highorder DCT coefficient data in such a manner as to extend across a plurality of DCT blocks within a macro block, the rearranged DCT coefficient data is assigned to a fixed-length frame for each macro block, the portion which extends outside the fixedlength frame is packed in sequence into a portion which is unfilled in the fixed-length frame, and errorcorrection coding using a product code is performed on packed data which corresponds to a plurality of fixed-length frames, said playback apparatus com-

playback means for playing back data recorded in a recording medium;

error-correction means for performing error correction by decoding an error-correction code using a product code of said data played back by said playback means;

depacking means for reconstructing a macro block by concatenating corresponding macro blocks with respect to data on which error correction is performed by said error-correction means; and

conversion means for rearranging independently for each of said DCT blocks, the arrangement of said DCT coefficients arranged in the sequence from low-order DCT coefficients to said high-order coefficients in such a manner as to extend across a plurality of DCT blocks within a macro block reconstructed by said de-

15

30

35

45

50





packing means into the sequence from said low-order coefficients to said high-order coefficients.

 A playback apparatus according to Claim 8, further comprising decoding means for decoding the arrangement of said variable-length-coded DCT coefficient data,

wherein said conversion means rearranges said variable-length-coded DCT coefficient data on the basis of the decoding result by said decoding means.

10. A recording and playback apparatus which records, in a recording medium, DCT coefficient data which is created in such a way that each frame contained in video data is divided into a plurality of macro blocks and DCT is performed at intervals of a plurality of DCT blocks contained in each divided macro block in order to create DCT coefficient data, and which plays back DCT coefficients from the recording medium, said recording and playback apparatus comprising:

first conversion means for rearranging the arrangement of DCT coefficient data which is coded independently for each DCT block into the sequence from said coefficient data of a low order to said coefficient data of a high order in such a manner as to extend across a plurality of said DCT blocks within a macro block;

packing means for performing packing by assigning said coefficient data rearranged by said conversion means to a fixed-length frame for each of said macro blocks and for packing in sequence the portion which extends outside said fixed-length frame into a portion which is unfilled in said fixed-length frame;

error-correction coding means for performing error-correction coding using a product code on data which is packed by said packing means and which corresponds to a plurality of said fixed-length frames;

recording means for recording data which is error-correction-coded by said error-correction coding means in a recording medium;

playback means for playing back data recorded in said recording medium;

error-correction means for performing error correction by decoding an error-correction code using a product code of said data played back by said playback means;

depacking means for reconstructing a macro block by concatenating corresponding macro blocks with respect to data on which error correction is performed by said error-correction means; and

second conversion means for rearranging inde-

pendently for each of said DCT blocks, the arrangement of said DCT coefficients arranged in the sequence from low-order DCT coefficients to said coefficients of a high order in such a manner as to extend across a plurality of DCT blocks within a macro block reconstructed by said depacking means into the sequence from said low-order coefficients to said high-order coefficients.

 A recording and playback apparatus according to Claim 10, further comprising decoding means for decoding the arrangement of said variable-lengthcoded DCT coefficient data,

wherein said first and second conversion means rearrange said variable-length-coded DCT coefficient data on the basis of the decoding result by said decoding means.

20 12. A stream processing apparatus for converting a source encoded stream into a stream suitable for variable-speed playback, said stream processing apparatus comprising:

> extracting means for extracting a DCT coefficient from said source encoded stream by analyzing said source encoded stream;

> rearranging means for rearranging the arrangement of DCT coefficients extracted by said source encoded stream into the sequence from a DCT coefficient having a low spatial frequency into a DCT coefficient having a high spatial frequency so that the arrangement of the DCT coefficients extracted from said source encoded stream becomes an arrangement suitable for variable-speed playback; and

packing means for packing said rearranged DCT coefficients to a fixed-length frame.

13. A stream conversion method for converting a source encoded stream into a stream suitable for variable-speed playback, said stream processing method comprising the steps of:

> extracting a DCT coefficient from said source encoded stream by analyzing said source encoded stream;

> rearranging the arrangement of DCT coefficients extracted by said source encoded stream into the sequence from a DCT coefficient having a low spatial frequency into a DCT coefficient having a high spatial frequency so that the arrangement of the DCT coefficients extracted from said source encoded stream becomes an arrangement suitable for variable-speed playback; and

packing said rearranged DCT coefficients to a fixed-length frame.





FIG. 2











FIG. 4A











	Ë	FIG. 5A	FIG. 5B	FIG. 50
MSB	<u>Θ</u>	101	DID (VIDEO)	DID (AUDIO)
7	SYNC ID7	UPPER / LOWER	(RESERVED)	(RESERVED)
9	SYNC ID6	(RESERVED)	(RESERVED)	(RESERVED)
2	SYNC ID5	SEG NB3	(RESERVED)	(RESERVED)
4	SYNC ID4	SEG NB2	(RESERVED)	(RESERVED)
က	SYNC ID3	SEG NB1	PAYLOAD MD1	DATA / AUDIO
Ø	SYNC ID2	SEG NB0	PAYLOAD MD0	5F Seg2
<del>-</del>	SYNC ID1	TRACK	2MB / 1MB	5F Seg1
0	SYNC ID0	VIDEO /AUDIO	Vouter	5F Seg0
LSB				




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10




FIG. 11A HEADER HEADER FIG. 11B FIG. 11D HEADER HEADER

FIG. 12A





FIG. 12B







## Europäisches Patentamt **European Patent Office** Office européen des brevets



EP 0 994 482 A3 (11)

(12)

### **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 09.08.2000 Bulletin 2000/32 (51) Int Cl.7: G11B 27/32, H04N 7/30, H04N 5/783, H04N 9/804

(43) Date of publication A2: 19.04.2000 Bulletin 2000/16

(21) Application number: 99308091.0

(22) Date of filing: 13.10.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Designated Extension States:

AL LT LV MK ROSI

(30) Priority: 16.10.1998 JP 29520898

(71) Applicant: SONY CORPORATION Tokyo 141 (JP)

(72) Inventor: Togashi, Haruo, C/o Intellectual Property Dept. Shinagawa-ku, Tokyo 141 (JP)

(74) Representative: Turner, James Arthur et al D. Young & Co.


21 London Road

Southampton SO1 2AD (GB)

#### Image processing apparatus and method for high-speed image playback (54)

In order to obtain a high-quality image when an encoded stream which is encoded using MPEG is played back at variable speed, a stream conversion apparatus is provided which converts an arrangement of DCT coefficients of a source encoded stream into an arrangement suitable for variable-speed playback. Specifically, a header part is separated from an elementary stream of MPEG, and DCT coefficients arranged from a low order of a spatial frequency to a high order are extracted by zigzag scan at intervals of a plurality of DCT blocks which form a macro block. These DCT coefficients are rearranged from a low order to a high order across a plurality of DCT blocks. The DCT coefficients rearranged in this manner are packed into a stream, and the separated header part is added, forming a converted elementary stream. This converted elementary stream is recorded. During high-speed playback, even if there is an error in the middle of the macro block, since decoding is possible using a low-order DCT coefficient, high-quality image video data can be obtained.


### FIG. 8A



EP 0 994 482 A3

(Cont. next page)

FIG. 8B





### **EUROPEAN SEARCH REPORT**

Application Number EP 99 30 8091

		ERED TO BE RELEVANT	<del></del>	
Category	Citation of document with i of relevant pass	ndication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CI.7)
X	LTD) 3 January 1996 * column 2, line 43 * column 6, line 38 * column 7, line 1	3 - column 3, line 10 *	1-13	G11B27/32 H04N7/30 H04N5/783 H04N9/804
Х	EP 0 541 029 A (SON 12 May 1993 (1993-6 * abstract * * column 11, line 4		1,2,4-6, 12,13	
A	* column 12, line 1	15 - line 38; figure 18	3,7-11	
х	LTD) 8 June 1994 (1 * page 3, line 51 -	· line 58 *	1,2,4,5, 12,13	
A	* page 5, line 23 -	line 55 *	3,6-11	TECHNICAL FIELDS
X A	* column 2, line 23 * column 4, line 39	INKL PHILIPS July 1993 (1993-07-21) B - column 3, line 6 * D - line 48; figure 2 * D - line 45; figure 48 *	1,2,4,5 3.6-13	SEARCHED (Int.CI.7) H04N G11B
х	EP 0 765 090 A (MAT LTD) 26 March 1997	SUSHITA ELECTRIC IND CO		
A	* abstract * * column 9, line 26 figures 4A-4] *	- column 11, line 20;	3,6-13	
	The present search report has t	oeen drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
	THE HAGUE	16 June 2000	Geo	rgiou, G
X : partic Y : partic docu A : techr O : non-	TEGORY OF CITED DOCUMENTS cularly relevant if taken alone cularly relevant if combined with another ment of the same category tological background written disclosure mediate document	T: theory or principle E: earlier patent door after the filing date D: document cited in L: document dited for &: member of the sar document	ment, but publisher application other reasons	hed on, or

EPO FORM 1503 03.82 (P04C01)

### ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 8091

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

16-06-2000

cited in sea	ocument arch report		Publication date		Patent family member(s)		Publication date
EP 0690	619	A	03-01-1996	KR CA CN DE DE JP US	9710533 2133710 1112766 69420551 69420551 8018905 5546244 5592343	A,C A D T A	26-06-19 31-12-19 29-11-19 14-10-19 06-04-20 19-01-19 13-08-19 07-01-19
EP 0541	029	<b></b>	12-05-1993	JP DE DE US	5130583 69228913 69228913 5745644	D T	25-05-19 20-05-19 23-09-19 28-04-19
EP 0600	690 <i>i</i>	4	08-06-1994	KR CN DE DE JP JP US	141223 1090421 69323280 69323280 2855067 6261287 5587805	A D T B	15-07-19 03-08-19 11-03-19 08-07-19 10-02-19 16-09-19 24-12-19
EP 0551	672	4	21-07-1993	AU AU DE DE ES JP US	667496 3114593 69229945 69229945 2137173 6014311 5583651	A D T T	28-03-19 15-07-19 14-10-19 18-05-20 16-12-19 21-01-19 10-12-19
EP 0765	090 /	4	26-03-1997	JP CN US	9083951 1152840 5923813	Α	28-03-19 25-06-19 13-07-19

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

FORM P0459